

PC-36
single 8255 I/O card

PC-37
solid state relay
adaptor unit

PC-38
electromechanical
relay adaptor unit

User manual

**PC-36/A 8255 RELAY DRIVER CARD
PC-37 SOLID STATE RELAY
ADAPTOR UNIT
& PC-38 ELECTROMECHANICAL
RELAY ADAPTOR UNIT**

Contents

Introduction

Opto-22 model P240 D4

8255 specifications

ULN2003A data

FBR321 EM relay data

Circuit diagrams

PC-36A address options

Introduction

The PC-36 8255 relay driver card is a programmable parallel interface for the IBM-PC/XT and compatible machines. Although it has been specifically designed to drive the PC-37 solid state relay adaptor unit, it is also ideally suited for driving other solid state relays, or small electromechanical relays. The software disc supplied as standard gives examples of testing, setting, and resetting the ports.

The 24 I/O lines of the PC-36 are arranged in three 8-bit ports (A, B and C). They can be programmed in two groups of twelve, and used in three main modes of operation:

Mode 0: Each of the two groups may be programmed in three sets of four lines of input or output.

Mode 1: Each of the two groups is programmed to have eight lines of input or output, and three of the remaining lines in each group are used for interrupt control signals and handshaking.

Mode 2: This is a bi-directional mode, using eight lines for a bi-directional bus, and five for handshaking. The fifth line is borrowed from the other group.

The 24 I/O lines, +5V, +12V, and ground lines are available at the 37-pin D-connector at the rear of the PC-36.

The PC-36A differs from the PC-36 by having 256 possible addresses, and occupying eight byte locations instead of four. The four registers are duplicated: for example, if the base address 778H is chosen, the four registers will appear at locations 778-77B and 77C-77F, and may be accessed at either location. Full switching details will be found at the rear of this manual.

To run the sample applications software, boot your PC and, using the demonstration diskette, type "autoexec.bat <return>".

The PC-37 solid state relay adaptor unit is designed to be driven by the PC-36. It is supplied with either 8 or 16 Opto-22 P240 D4 relays fitted. These can each switch a continuous AC load of 240V at 4A. Switching is performed at the AC voltage zero crossover, to prevent surge currents and electromagnetic interference.

Ports A and B of the PC-36 only are used to drive the PC-37, but Port C's 8 lines are available at the PC-37 terminal block, together with +5V, +12V and ground. The terminal block is labelled with all input and output lines. The Darlington transistor arrays, IC1 to IC3, are specially designed for relay driving applications, and are fully TTL and CMOS compatible.

The PC-38 electro-mechanical relay adaptor card is driven by the PC-36 in the same way as is the PC-37. This card is designed to switch up to 32 AC or DC loads under software control of an IBM-PC/XT or compatible machine. Each contact of the 16 DPDT relays can switch two resistive loads of 24V/3A DC or 100V/3A AC. Inductive loads can also be switched if the user takes precautions against contact arcing, which can result in the contacts sticking.

All the relay contacts (6 per relay) are available on a screw panel on the PC-38. The 8 Port C I/O lines of the PC-36 are also available on a screw terminal on the PC-38. They can be used for digital I/O. The Darlington transistor arrays used on the PC-38 are the same as those on the PC-37.

Opto-22 model P240 D4 solid state relay

Nominal AC line volts	240
Nominal current rating	4A
1 cycle surge (peak)	85A
Nominal signal I/p resistance	1000 ohms
Signal pickup volts	3V DC
Signal dropout volts	1V DC
Peak repetitive volts (max)	500
Max. contact volts drop	1.6
Max. offstage leakage	5mA
AC volts operating range	24 - 280
Standard isolation volts	4KV RMS
Dissipation watts/amp	1
Operating temp.	-40 to + 100 deg. C
Operating freq.	25 to 65Hz
Turn-on time	0.5 cycle max. zero voltage
Turn-off time	0.5 cycle max. zero current
DV/DT off state	200V/microsecond
DV/DT commutating	Snubbed for rated current at 0.5 power factor



8255A/8255A-5 PROGRAMMABLE PERIPHERAL INTERFACE

- MCS-85™ Compatible 8255A-5
- 24 Programmable I/O Pins
- Completely TTL Compatible
- Fully Compatible with Intel Microprocessor Families
- Improved Timing Characteristics
- Direct Bit Set/Reset Capability Easing Control Application Interface
- Reduces System Package Count
- Improved DC Driving Capability
- Available in EXPRESS
 - Standard Temperature Range
 - Extended Temperature Range
- 40 Pin DIP Package or 44 Lead PLCC

(See Intel Packaging: Order Number: 231308)

The Intel 8255A is a general purpose programmable I/O device designed for use with Intel microprocessors. It has 24 I/O pins which may be individually programmed in 2 groups of 12 and used in 3 major modes of operation. In the first mode (MODE 0), each group of 12 I/O pins may be programmed in sets of 4 to be input or output. In MODE 1, the second mode, each group may be programmed to have 8 lines of input or output. The remaining 4 pins, 3 are used for handshaking and interrupt control signals. The third mode of operation (MODE 2) is a bidirectional bus mode which uses 8 lines for a bidirectional bus, and 5 lines, borrowing one from the other group, for handshaking.




Figure 1. 8255A Block Diagram

231308-1




Figure 2. Pin Configuration

8255A FUNCTIONAL DESCRIPTION

General

The 8255A is a programmable peripheral interface (PPI) device designed for use in Intel microcomputer systems. Its function is that of a general purpose I/O component to interface peripheral equipment to the microcomputer system bus. The functional configuration of the 8255A is programmed by the system software so that normally no external logic is necessary to interface peripheral devices or structures.

Data Bus Buffer

This 3-state bidirectional 8-bit buffer is used to interface the 8255A to the system data bus. Data is transmitted or received by the buffer upon execution of input or output instructions by the CPU. Control words and status information are also transferred through the data bus buffer.

Read/Write and Control Logic

The function of this block is to manage all of the internal and external transfers of both Data and Control or Status words. It accepts inputs from the

CPU Address and Control buses and in turn, issues commands to both of the Control Groups.

(\overline{CS})

Chip Select. A "low" on this input pin enables the communication between the 8255A and the CPU.

(\overline{RD})

Read. A "low" on this input pin enables the 8255A to send the data or status information to the CPU on the data bus. In essence, it allows the CPU to "read from" the 8255A.

(\overline{WR})

Write. A "low" on this input pin enables the CPU to write data or control words into the 8255A.

$(A_0$ and $A_1)$

Port Select 0 and Port Select 1. These input signals, in conjunction with the RD and WR inputs, control the selection of one of the three ports or the control word registers. They are normally connected to the least significant bits of the address bus (A_0 and A_1).




Figure 3. 8255A Block Diagram Showing Data Bus Buffer and Read/Write Control Logic Functions

8255A BASIC OPERATION

A ₁	A ₀	RD	WR	CS	Input Operation (READ)
0	0	0	1	0	Port A → Data Bus
0	1	0	1	0	Port B → Data Bus
1	0	0	1	0	Port C → Data Bus
					Output Operation (WRITE)
0	0	1	0	0	Data Bus → Port A
0	1	1	0	0	Data Bus → Port B
1	0	1	0	0	Data Bus → Port C
1	1	1	0	0	Data Bus → Control
					Disable Function
X	X	X	X	1	Data Bus → 3-State
1	1	0	1	0	Illegal Condition
X	X	1	1	0	Data Bus → 3-State

(RESET)

Reset. A "high" on this input clears the control register and all ports (A, B, C) are set to the input mode.

Group A and Group B Controls

The functional configuration of each port is programmed by the systems software. In essence, the CPU "outputs" a control word to the 8255A. The control word contains information such as "mode", "bit set", "bit reset", etc., that initializes the functional configuration of the 8255A.

Each of the Control blocks (Group A and Group B) accepts "commands" from the Read/Write Control Logic, receives "control words" from the internal data bus and issues the proper commands to its associated ports.

Control Group A—Port A and Port C upper (C7-C4)

Control Group B—Port B and Port C lower (C3-C0)

The Control Word Register can Only be written into. No Read operation of the Control Word Register is allowed.

Ports A, B, and C

The 8255A contains three 8-bit ports (A, B, and C). All can be configured in a wide variety of functional characteristics by the system software but each has its own special features or "personality" to further enhance the power and flexibility of the 8255A.

Port A. One 8-bit data output latch/buffer and one 8-bit data input latch.

Port B. One 8-bit data input/output latch/buffer and one 8-bit data input buffer.

Port C. One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input). This port can be divided into two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and it can be used for the control signal outputs and status signal inputs in conjunction with ports A and B.





Figure 4. 8255A Block Diagram Showing Group A and Group B Control Functions



Pin Names

D7-D0	Data Bus (Bi-Directional)
RESET	Reset Input
CS	Chip Select
RD	Read Input
WR	Write Input
A0, A1	Port Address
PA7-PA0	Port A (BIT)
PB7-PB0	Port B (BIT)
PC7-PC0	Port C (BIT)
VCC	+ 5 Volts
GND	0 Volts

8255A OPERATIONAL DESCRIPTION

Mode Selection

There are three basic modes of operation that can be selected by the system software:

Mode 0—Basic Input/Output
Mode 1—Strobed Input/Output
Mode 2—Bi-Directional Bus

When the reset input goes "high" all ports will be set to the input mode (i.e., all 24 lines will be in the high impedance state). After the reset is removed the 8255A can remain in the input mode with no additional initialization required. During the execution of the system program any of the other modes may be selected using a single output instruction. This allows a single 8255A to service a variety of peripheral devices with a simple software maintenance routine.

The modes for Port A and Port B can be separately defined, while Port C is divided into two portions as required by the Port A and Port B definitions. All of the output registers, including the status flip-flops, will be reset whenever the mode is changed. Modes may be combined so that their functional definition can be "tailored" to almost any I/O structure. For instance; Group B can be programmed in Mode 0 to monitor simple switch closings or display computational results, Group A could be programmed in Mode 1 to monitor a keyboard or tape reader on an interrupt-driven basis.




Figure 5. Basic Mode Definitions and Bus Interface




Figure 6. Mode Definition Format

The mode definitions and possible mode combinations may seem confusing at first but after a cursory review of the complete device operation a simple, logical I/O approach will surface. The design of the 8255A has taken into account things such as efficient PC board layout, control signal definition vs PC layout and complete functional flexibility to support almost any peripheral device with no external logic. Such design represents the maximum use of the available pins.

Single Bit Set/Reset Feature

Any of the eight bits of Port C can be Set or Reset using a single OUTPUT instruction. This feature reduces software requirements in Control-based applications.




Figure 7. Bit Set/Reset Format

When Port C is being used as status/control for Port A or B, these bits can be set or reset by using the Bit Set/Reset operation just as if they were data output ports.

Interrupt Control Functions

When the 8255A is programmed to operate in mode 1 or mode 2, control signals are provided that can be used as interrupt request inputs to the CPU. The interrupt request signals, generated from port C, can be inhibited or enabled by setting or resetting the associated INTE flip-flop, using the bit set/reset function of port C.

This function allows the Programmer to disallow or allow a specific I/O device to interrupt the CPU without affecting any other device in the interrupt structure.

INTE flip-flop definition:

(BIT-SET)—INTE is set—Interrupt enable

(BIT-RESET)—INTE is RESET—Interrupt disable

NOTE:

All Mask flip-flops are automatically reset during mode selection and device Reset.


Operating Modes

MODE 0 (Basic Input/Output). This functional configuration provides simple input and output operations for each of the three ports. No "handshaking" is required, data is simply written to or read from a specified port.


Mode 0 Basic Functional Definitions:

- Two 8-bit ports and two 4-bit ports.
- Any port can be input or output.
- Outputs are latched.
- Inputs are not latched.
- 16 different Input/Output configurations are possible in this Mode.

MODE 0 (BASIC INPUT)



MODE 0 (BASIC OUTPUT)















231308-10





MODE 0 PORT DEFINITION

A		B		Group A		#	Group B	
D ₄	D ₃	D ₁	D ₀	Port A	Port C (Upper)		Port B	Port C (Lower)
0	0	0	0	OUTPUT	OUTPUT	0	OUTPUT	OUTPUT
0	0	0	1	OUTPUT	OUTPUT	1	OUTPUT	INPUT
0	0	1	0	OUTPUT	OUTPUT	2	INPUT	OUTPUT
0	0	1	1	OUTPUT	OUTPUT	3	INPUT	INPUT
0	1	0	0	OUTPUT	INPUT	4	OUTPUT	OUTPUT
0	1	0	1	OUTPUT	INPUT	5	OUTPUT	INPUT
0	1	1	0	OUTPUT	INPUT	6	INPUT	OUTPUT
0	1	1	1	OUTPUT	INPUT	7	INPUT	INPUT
1	0	0	0	INPUT	OUTPUT	8	OUTPUT	OUTPUT
1	0	0	1	INPUT	OUTPUT	9	OUTPUT	INPUT
1	0	1	0	INPUT	OUTPUT	10	INPUT	OUTPUT
1	0	1	1	INPUT	OUTPUT	11	INPUT	INPUT
1	1	0	0	INPUT	INPUT	12	OUTPUT	OUTPUT
1	1	0	1	INPUT	INPUT	13	OUTPUT	INPUT
1	1	1	0	INPUT	INPUT	14	INPUT	OUTPUT
1	1	1	1	INPUT	INPUT	15	INPUT	INPUT

MODE CONFIGURATIONS







Operating Modes

MODE 1 (Strobed Input/Output). This functional configuration provides a means for transferring I/O data to or from a specified port in conjunction with strobes or "handshaking" signals. In mode 1, port A and port B use the lines on port C to generate or accept these "handshaking" signals.

Mode 1 Basic Functional Definitions:

- Two Groups (Group A and Group B)
- Each group contains one 8-bit data port and one 4-bit control/data port.
- The 8-bit data port can be either input or output. Both inputs and outputs are latched.
- The 4-bit port is used for control and status of the 8-bit data port.

Input Control Signal Definition

STB (Strobe Input). A "low" on this input loads data into the input latch.

IBF (Input Buffer Full F/F)

A "high" on this output indicates that the data has been loaded into the input latch; in essence, an acknowledgement. IBF is set by STB input being low and is reset by the rising edge of the RD input.

INTR (Interrupt Request)

A "high" on this output can be used to interrupt the CPU when an input device is requesting service. INTR is set by the STB is a "one", IBF is a "one" and INTE is a "one". It is reset by the falling edge of RD. This procedure allows an input device to request service from the CPU by simply strobing its data into the port.

INTE A

 Controlled by bit set/reset of PC₄
INTE B


 Controlled by bit set/reset of PC₂


Figure 8. MODE 1 Input




Figure 9. MODE 1 (Strobed Input)

Output Control Signal Definition

ÖBF (Output Buffer Full F/F). The ÖBF output will go "low" to indicate that the CPU has written data out to the specified port. The ÖBF F/F will be set by the rising edge of the WR input and reset by ACK input being low.

ACK (Acknowledge Input). A "low" on this input informs the 8255A that the data from port A or port B has been accepted. In essence, a response from the peripheral device indicating that it has received the data output by the CPU.

INTR (Interrupt Request). A "high" on this output can be used to interrupt the CPU when an output

device has accepted data transmitted by the CPU. INTR is set when ACK is a "one", ÖBF is a "one", and INTE is a "one". It is reset by the falling edge of WR.

INTE A

Controlled by bit set/reset of PC₂.

INTE B

Controlled by bit set/reset of PC₂.




Figure 10. MODE 1 Output




Figure 11. MODE 1 (Strobed Output)




Figure 12. Combinations of MODE 1

Combinations of MODE 1

Port A and Port B can be individually defined as input or output in MODE 1 to support a wide variety of strobed I/O applications.

Operating Modes

MODE 2 (Strobed Bidirectional Bus I/O). This functional configuration provides a means for communicating with a peripheral device or structure on a single 8-bit bus for both transmitting and receiving data (bidirectional bus I/O). "Handshaking" signals are provided to maintain proper bus flow discipline in a similar manner to MODE 1. Interrupt generation and enable/disable functions are also available.

MODE 2 Basic Functional Definitions:

- Used in Group A only.
- One 8-bit, bi-directional bus Port (Port A) and a 5-bit control Port (Port C).
- Both inputs and outputs are latched.
- The 5-bit control port (Port C) is used for control and status for the 8-bit, bi-directional bus port (Port A).

Bidirectional Bus I/O Control Signal Definition

INTR (Interrupt Request). A high on this output can be used to interrupt the CPU for both input or output operations.

Output Operations

OBFF (Output Buffer Full). The OBFF output will go "low" to indicate that the CPU has written data out to port A.

ACK (Acknowledge). A "low" on this input enables the tri-state output buffer of port A to send out the data. Otherwise, the output buffer will be in the high impedance state.

INTE 1 (The INTE Flip-Flop Associated with OBFF). Controlled by bit set/reset of PC₆.

Input Operations

STB (Strobe Input). A "low" on this input loads data into the input latch.

IBF (Input Buffer Full F/F). A "high" on this output indicates that data has been loaded into the input latch

INTE 2 (The INTE Flip-Flop Associated with IBF). Controlled by bit set/reset of PC₄.




Figure 13. MODE Control Word





Figure 14. MODE 2



NOTE:
Any sequence where **WR** occurs before **ACK** and **STB** occurs before **RD** is permissible
(**INTE** - **IBF** - **MASK** - **STB** - **RD** - **OBF** - **MASK** - **ACK** - **WR**)

Figure 15. MODE 2 (Bidirectional)




Figure 16. MODE 1/2 Combinations

Mode Definition Summary

	MODE 0		MODE 1		MODE 2
	IN	OUT	IN	OUT	GROUP A ONLY
PA ₀	IN	OUT	IN	OUT	↔
PA ₁	IN	OUT	IN	OUT	↔
PA ₂	IN	OUT	IN	OUT	↔
PA ₃	IN	OUT	IN	OUT	↔
PA ₄	IN	OUT	IN	OUT	↔
PA ₅	IN	OUT	IN	OUT	↔
PA ₆	IN	OUT	IN	OUT	↔
PA ₇	IN	OUT	IN	OUT	↔
PB ₀	IN	OUT	IN	OUT	—
PB ₁	IN	OUT	IN	OUT	—
PB ₂	IN	OUT	IN	OUT	—
PB ₃	IN	OUT	IN	OUT	—
PB ₄	IN	OUT	IN	OUT	—
PB ₅	IN	OUT	IN	OUT	—
PB ₆	IN	OUT	IN	OUT	—
PB ₇	IN	OUT	IN	OUT	—
PC ₀	IN	OUT	INTR _B	INTR _B	I/O
PC ₁	IN	OUT	IBF _B	OBFA _B	I/O
PC ₂	IN	OUT	STB _B	ACK _B	I/O
PC ₃	IN	OUT	INTR _A	INTR _A	INTR _A
PC ₄	IN	OUT	STB _A	I/O	STB _A
PC ₅	IN	OUT	IBFA _A	I/O	IBFA _A
PC ₆	IN	OUT	I/O	ACK _A	ACK _A
PC ₇	IN	OUT	I/O	OBFA _A	OBFA _A

 MODE 0
OR MODE 1
ONLY

Special Mode Combination Considerations

There are several combinations of modes when not all of the bits in Port C are used for control or status. The remaining bits can be used as follows:

If Programmed as Inputs—

All input lines can be accessed during a normal Port C read.

If Programmed as Outputs—

Bits in C upper (PC₇–PC₄) must be individually accessed using the bit set/reset function

Bits in C lower (PC₃–PC₀) can be accessed using the bit set/reset function or accessed as a three-some by writing into Port C.

Source Current Capability on Port B and Port C

Any set of eight output buffers, selected randomly from Ports B and C can source 1 mA at 1.5 volts.

This feature allows the 8255 to directly drive Darling-ton type drivers and high-voltage displays that require such source current.

Reading Port C Status

In Mode 0, Port C transfers data to or from the peripheral device. When the 8255 is programmed to function in Modes 1 or 2, Port C generates or accepts "hand-shaking" signals with the peripheral device. Reading the contents of Port C allows the programmer to test or verify the "status" of each peripheral device and change the program flow accordingly.

There is no special instruction to read the status information from Port C. A normal read operation of Port C is executed to perform this function.




Figure 17. MODE 1 Status Word Format




Figure 18. MODE 2 Status Word Format




Figure 19. Printer Interface

APPLICATIONS OF THE 8255A

The 8255A is a very powerful tool for interfacing peripheral equipment to the microcomputer system. It represents the optimum use of available pins and is flexible enough to interface almost any I/O device without the need for additional external logic.

Each peripheral device in a microcomputer system usually has a "service routine" associated with it. The routine manages the software interface between the device and the CPU. The functional definition of the 8255A is programmed by the I/O service routine and becomes an extension of the system software. By examining the I/O devices interface characteristics for both data transfer and timing, and matching this information to the examples and tables in the detailed operational description, a control word can easily be developed to initialize the 8255A to exactly "fit" the application. Figures 19 through 25 represent a few examples of typical applications of the 8255A.




Figure 20. Keyboard and Display Interface




Figure 21. Keyboard and Terminal Address Interface




Figure 23. Basic Floppy Disk Interface




Figure 22. Digital to Analog, Analog to Digital




Figure 24. Basic CRT Controller Interface




Figure 25. Machine Tool Controller interface

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
 Storage Temperature -65°C to +150°C
 Voltage on Any Pin
 with Respect to Ground..... -0.5V to +7V
 Power Dissipation 1 Watt

**Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

D.C. CHARACTERISTICS $T_A = 0^\circ\text{C to } 70^\circ\text{C}$, $V_{CC} = +5V \pm 10\%$, $GND = 0V$

Symbol	Parameter	Min	Max	Unit	Test Conditions
V_{IL}	Input Low Voltage	-0.5	0.8	V	
V_{IH}	Input High Voltage	2.0	V_{CC}	V	
$V_{OL} (DB)$	Output Low Voltage (Data Bus)		0.45*	V	$I_{OL} = 2.5 \text{ mA}$
$V_{OL} (PER)$	Output Low Voltage (Peripheral Port)		0.45*	V	$I_{OL} = 1.7 \text{ mA}$
$V_{OH} (DB)$	Output High Voltage (Data Bus)	2.4		V	$I_{OH} = -400 \mu\text{A}$
$V_{OH} (PER)$	Output High Voltage (Peripheral Port)	2.4		V	$I_{OH} = -200 \mu\text{A}$
$I_{OAR}^{(1)}$	Darlington Drive Current	-1.0	-4.0	mA	$R_{EXT} = 750\Omega$; $V_{EXT} = 1.5V$
I_{CC}	Power Supply Current		120	mA	
I_L	Input Load Current		± 10	μA	$V_{IN} = V_{CC} \text{ to } 0V$
I_{OFL}	Output Float Leakage		± 10	μA	$V_{OUT} = V_{CC} \text{ to } 0.45V$

NOTE:

1. Available on any 8 pins from Port B and C

CAPACITANCE $T_A = 25^\circ\text{C}$, $V_{CC} = \text{GND} = 0\text{V}$

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
C_{IN}	Input Capacitance			10	pF	$f_c = 1\text{ MHz}^{(1)}$
$C_{I/O}$	I/O Capacitance			20	pF	Unmeasured pins returned to GND ⁽²⁾

A.C. CHARACTERISTICS $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 1.5\text{V} \pm 10\%$, $\text{GND} = 0\text{V}^*$
Bus Parameters
READ

Symbol	Parameter	8255A		8255A-5		Unit
		Min	Max	Min	Max	
t_{AR}	Address Stable before READ	0		0		ns
t_{RA}	Address Stable after READ	0		0		ns
t_{RR}	READ Pulse Width	300		300		ns
t_{RD}	Data Valid from READ ⁽¹⁾		250		200	ns
t_{DF}	Data Float after READ	10	150	10	100	ns
t_{RV}	Time between READs and/or WRITEs	850		850		ns

WRITE

Symbol	Parameter	8255A		8255A-5		Unit
		Min	Max	Min	Max	
t_{AW}	Address Stable before WRITE	0		0		ns
t_{WA}	Address Stable after WRITE	20		20		ns
t_{WW}	WRITE Pulse Width	400		300		ns
t_{DW}	Data Valid to WRITE (T.E.)	100		100		ns
t_{WD}	Data Valid after WRITE	30		30		ns

OTHER TIMINGS

Symbol	Parameter	8255A		8255A-5		Unit
		Min	Max	Min	Max	
t_{WP}	WR = 1 to Output ⁽¹⁾		350		350	ns
t_{RP}	Peripheral Data before RD	0		0		ns
t_{RP}	Peripheral Data after RD	0		0		ns
t_{AK}	ACK Pulse Width	300		300		ns
t_{ST}	STB Pulse Width	500		500		ns
t_{PS}	Per. Data before T.E. of STB	0		0		ns
t_{PH}	Per. Data after T.E. of STB	180		180		ns
t_{AD}	ACK = 0 to Output ⁽¹⁾		300		300	ns
t_{KD}	ACK = 1 to Output Float	20	250	20	250	ns



A.C. CHARACTERISTICS (Continued)
OTHER TIMINGS (Continued)



Symbol	Parameter	8255A		8255A-5		Unit
		Min	Max	Min	Max	
t_{WOB}	WR = 1 to OBF = 0(1)		650		650	ns
t_{AOB}	ACK = 0 to OBF = 1(1)		350		350	ns
t_{SB}	STB = 0 to IBF = 1(1)		300		300	ns
t_{RB}	RD = 1 to IBF = 0(1)		300		300	ns
t_{WT}	RD = 0 to INTR = 0(1)		400		400	ns
t_{ST}	STB = 1 to INTR = 1(1)		300		300	ns
t_{WT}	ACK = 1 to INTR = 1(1)		350		350	ns
t_{WT}	WR = 0 to INTR = 0(1, 3)		650		650	ns



NOTES:




1. Test Conditions: $C_L = 150$ pF.
2. Period of Reset pulses must be at least 50 μ s during or after power on. Subsequent Reset pulses can be 500 ns min.
3. INTR \uparrow may occur as early as WR \downarrow .
4. Sampled, not 100% tested.

*For Extended Temperature EXPRESS, use M8255A electrical parameters.

A.C. TESTING INPUT, OUTPUT WAVEFORM

A.C. TESTING LOAD CIRCUIT


WAVEFORMS
MODE 0 (BASIC INPUT)

MODE 0 (BASIC OUTPUT)


WAVEFORMS (Continued)
MODE 1 (STROBED INPUT)

MODE 1 (STROBED OUTPUT)


WAVEFORMS (Continued)
MODE 2 (BIDIRECTIONAL)

WRITE TIMING

READ TIMING



INTERFACE CIRCUITS

TYPES ULN2001A THRU ULN2006A DARLINGTON TRANSISTOR ARRAYS

DATE: 1977-04-01 BY: J. P. ...

HIGH-VOLTAGE HIGH-CURRENT DARLINGTON TRANSISTOR ARRAYS




- 500 mA Rated Collector Current (Single Output)
- High Voltage Outputs ... 50 V
- Output Clamp Diodes
- Inputs Compatible with Various Types of Logic
- Relay Driver Applications
- Designed to be Interchangeable with Sprague ULN2001A Series



The ULN2001A, ULN2002A, ULN2003A, ULN2004A, and ULN2005A are monolithic high-voltage, high-current darlington transistor arrays. Each comprises seven n-p-n darlington pairs. All units feature high-voltage outputs with common-cathode clamp diodes for switching inductive loads. The collector current rating of a single darlington pair is 500 milliamperes. Outputs and inputs may each be paralleled for higher current capability. Applications include relay drivers, lamp drivers, lamp drivers, display drivers, LEDs and gas discharge, line drivers, and light buffers. For 100-mA bidirectional interchangeable versions, see the SN75405 through SN75408.

The ULN2001A is a general purpose array and may be used with DTL, TTL, P-MOS, CMOS, etc. The ULN2002A is specifically designed for use with 14- to 20-volt P-MOS devices and each input has a current limiter and resistor in series to limit the input current to a safe level. The ULN2003A has a 2.7kΩ series base resistor to each darlington pair. This allows operation directly with TTL or E-MOS CMOS. The ULN2004A has an appropriate series input resistor to allow its operation directly from CMOS or P-MOS normally on-state voltages of 8 to 15 volts. The required input current is below that of the ULN2003A while the required voltage is less than that required by the ULN2003A. The ULN2005A has a 1.2kΩ series base resistor and is especially designed for use with TTL where higher output current is required and loading of the driving source is not a concern.

ULN2001A (each darlington pair)




ULN2001A, ULN2002A, ULN2003A, ULN2004A, ULN2005A

TEXAS INSTRUMENTS
CORPORATION
POST OFFICE BOX 5008 • DALLAS, TEXAS 75220

FBR321 SERIES


2 x C/O 3A-24VDC; 3A-100VAC



ENGINEERING DATA


Item	Specifications
Contact Arrangement	DPDT
Contact Rating	3A at 24V DC, resistive 3A at 100V AC, resistive
Initial Contact Resistance	100mΩ max. at 6V DC, 0.5A
Contact Material	Gold overlay silver
Rated Coil Voltage	5, 8, 9, 12, 24V DC
Coil Power Dissipation	0.8W approx. at rated voltage
Coil Temperature Rise	45°C approx. at rated voltage
Insulation Resistance	100MΩ min. at 500V DC (initial)
Dielectric Withstanding Voltage	500V AC for 1 minute
Operate Time	20ms max. at rated voltage
Release Time	10ms max.
Life Expectancy, Mechanical	10 × 10 ⁶ ops. min.
Electrical	100 × 10 ³ ops. min. at rated load
Vibration	10 to 55Hz (Dust amplitude 1.5mm)
Shock	10G (11ms)
Temperature Range	-30°C to +50°C
Weight	12 gr. approx.

Contact Arrangement	Rated Voltage in V DC	Coil Resistance in Ω ± 15% at 20°C	Pick-up Voltage at 20°C	Type No.
DPDT	12	230	less than 80% of rated voltage	FBR321D012



8255A	26	7
74LS245	20	10
74HC1521	20	10
IC	VCC	0V

Information contained herein not to be used or disclosed without the written consent of the company.		COMPANY - PROJECT - TITLE - ADDRESS - ADDRESS FEEDER	
REVISIONS NO. DATE BY		20/11/87	
APPROVED DATE		FILE NO.	



PC-36 8255 I/O card

Multiple address version

In 1988, a new version of the PC-36 was introduced, which superseded the previous version. There are two basic differences between the new and the old versions:

The card has a new addressing system with 256 possible address locations, selected by DIP switch.

The PC-36 now occupies 8 byte locations rather than four. The four actual registers are duplicated in this space. For example, if the base address is selected as 778H, then the four registers appear at locations 778-77B as well as locations 77C-77F, and may be accessed at either location.

In all other respects the new PC-36 is identical to the older version. The two addresses available on the old PC-36 can be duplicated on the new:

77C (factory default for old and new cards): SW4 on, all other switches off.

77F: all switches off.

The switch settings for all addresses follow.

Switch Settings. The following table shows which switches must be ON for each address.

0H	SW1, SW2, SW3, SW4, SW5, SW6, SW7, SW8	188H	SW1, SW2, SW5, SW6, SW7
8H	SW1, SW2, SW3, SW4, SW5, SW6, SW7	190H	SW1, SW2, SW5, SW6, SW8
10H	SW1, SW2, SW3, SW4, SW5, SW6, SW8	198H	SW1, SW2, SW5, SW6
18H	SW1, SW2, SW3, SW4, SW5, SW6	1A0H	SW1, SW2, SW5, SW7, SW8
20H	SW1, SW2, SW3, SW4, SW5, SW7, SW8	1A8H	SW1, SW2, SW5, SW7
28H	SW1, SW2, SW3, SW4, SW5, SW7	1B0H	SW1, SW2, SW5, SW8
30H	SW1, SW2, SW3, SW4, SW5, SW8	1B8H	SW1, SW2, SW5
38H	SW1, SW2, SW3, SW4, SW5	1C0H	SW1, SW2, SW6, SW7, SW8
40H	SW1, SW2, SW3, SW4, SW6, SW7, SW8	1C8H	SW1, SW2, SW6, SW7
48H	SW1, SW2, SW3, SW4, SW6, SW7	1D0H	SW1, SW2, SW6, SW8
50H	SW1, SW2, SW3, SW4, SW6, SW8	1D8H	SW1, SW2, SW6
58H	SW1, SW2, SW3, SW4, SW6	1E0H	SW1, SW2, SW7, SW8
60H	SW1, SW2, SW3, SW4, SW7, SW8	1E8H	SW1, SW2, SW7
68H	SW1, SW2, SW3, SW4, SW7	1F0H	SW1, SW2, SW8
70H	SW1, SW2, SW3, SW4, SW8	1F8H	SW1, SW2
78H	SW1, SW2, SW3, SW4	200H	SW1, SW3, SW4, SW5, SW6, SW7, SW8
80H	SW1, SW2, SW3, SW5, SW6, SW7, SW8	208H	SW1, SW3, SW4, SW5, SW6, SW7
88H	SW1, SW2, SW3, SW5, SW6, SW7	210H	SW1, SW3, SW4, SW5, SW6, SW8
90H	SW1, SW2, SW3, SW5, SW6, SW8	218H	SW1, SW3, SW4, SW5, SW6
98H	SW1, SW2, SW3, SW5, SW6	220H	SW1, SW3, SW4, SW5, SW7, SW8
A0H	SW1, SW2, SW3, SW5, SW7, SW8	228H	SW1, SW3, SW4, SW5, SW7
A8H	SW1, SW2, SW3, SW5, SW7	230H	SW1, SW3, SW4, SW5, SW8
B0H	SW1, SW2, SW3, SW5, SW8	238H	SW1, SW3, SW4, SW5
B8H	SW1, SW2, SW3, SW5	240H	SW1, SW3, SW4, SW6, SW7, SW8
C0H	SW1, SW2, SW3, SW6, SW7, SW8	248H	SW1, SW3, SW4, SW6, SW7
C8H	SW1, SW2, SW3, SW6, SW7	250H	SW1, SW3, SW4, SW6, SW8
D0H	SW1, SW2, SW3, SW6, SW8	258H	SW1, SW3, SW4, SW6
D8H	SW1, SW2, SW3, SW6	260H	SW1, SW3, SW4, SW7, SW8
E0H	SW1, SW2, SW3, SW7, SW8	268H	SW1, SW3, SW4, SW7
E8H	SW1, SW2, SW3, SW7	270H	SW1, SW3, SW4, SW8
F0H	SW1, SW2, SW3, SW8	278H	SW1, SW3, SW4
F8H	SW1, SW2, SW3	280H	SW1, SW3, SW5, SW6, SW7, SW8
100H	SW1, SW2, SW4, SW5, SW6, SW7, SW8	288H	SW1, SW3, SW5, SW6, SW7
108H	SW1, SW2, SW4, SW5, SW6, SW7	290H	SW1, SW3, SW5, SW6, SW8
110H	SW1, SW2, SW4, SW5, SW6, SW8	298H	SW1, SW3, SW5, SW6
118H	SW1, SW2, SW4, SW5, SW6	2A0H	SW1, SW3, SW5, SW7, SW8
120H	SW1, SW2, SW4, SW5, SW7, SW8	2A8H	SW1, SW3, SW5, SW7
128H	SW1, SW2, SW4, SW5, SW7	2B0H	SW1, SW3, SW5, SW8
130H	SW1, SW2, SW4, SW5, SW8	2B8H	SW1, SW3, SW5
138H	SW1, SW2, SW4, SW5	2C0H	SW1, SW3, SW6, SW7, SW8
140H	SW1, SW2, SW4, SW6, SW7, SW8	2C8H	SW1, SW3, SW6, SW7
148H	SW1, SW2, SW4, SW6, SW7	2D0H	SW1, SW3, SW6, SW8
150H	SW1, SW2, SW4, SW6, SW8	2D8H	SW1, SW3, SW6
158H	SW1, SW2, SW4, SW6	2E0H	SW1, SW3, SW7, SW8
160H	SW1, SW2, SW4, SW7, SW8	2E8H	SW1, SW3, SW7
168H	SW1, SW2, SW4, SW7	2F0H	SW1, SW3, SW8
170H	SW1, SW2, SW4, SW8	2F8H	SW1, SW3
178H	SW1, SW2, SW4	300H	SW1, SW4, SW5, SW6, SW7, SW8
180H	SW1, SW2, SW5, SW6, SW7, SW8	308H	SW1, SW4, SW5, SW6, SW7
		310H	SW1, SW4, SW5, SW6, SW8
		318H	SW1, SW4, SW5, SW6
		320H	SW1, SW4, SW5, SW7, SW8
		328H	SW1, SW4, SW5, SW7
		330H	SW1, SW4, SW5, SW8
		338H	SW1, SW4, SW5

340H	SW1, SW4, SW6, SW7, SW8	510H	SW2, SW4, SW5, SW6, SW8
348H	SW1, SW4, SW6, SW7	518H	SW2, SW4, SW5, SW6
350H	SW1, SW4, SW6, SW8	520H	SW2, SW4, SW5, SW7, SW8
358H	SW1, SW4, SW6	528H	SW2, SW4, SW5, SW7
360H	SW1, SW4, SW7, SW8	530H	SW2, SW4, SW5, SW6
368H	SW1, SW4, SW7	538H	SW2, SW4, SW5
370H	SW1, SW4, SW8	540H	SW2, SW4, SW6, SW7, SW8
378H	SW1, SW4	548H	SW2, SW4, SW6, SW7
380H	SW1, SW5, SW6, SW7, SW8	550H	SW2, SW4, SW6, SW8
388H	SW1, SW5, SW6, SW7	558H	SW2, SW4, SW6
390H	SW1, SW5, SW6, SW8	560H	SW2, SW4, SW7, SW8
398H	SW1, SW5, SW6	568H	SW2, SW4, SW7
3A0H	SW1, SW5, SW7, SW8	570H	SW2, SW4, SW8
3A8H	SW1, SW5, SW7	578H	SW2, SW4
3B0H	SW1, SW5, SW8	580H	SW2, SW5, SW6, SW7, SW8
3B8H	SW1, SW5	588H	SW2, SW5, SW6, SW7
3C0H	SW1, SW6, SW7, SW8	590H	SW2, SW5, SW6, SW8
3C8H	SW1, SW6, SW7	598H	SW2, SW5, SW6
3D0H	SW1, SW6, SW8	5A0H	SW2, SW5, SW7, SW8
3D8H	SW1, SW6	5A8H	SW2, SW5, SW7
3E0H	SW1, SW7, SW8	5B0H	SW2, SW5, SW8
3E8H	SW1, SW7	5B8H	SW2, SW5
3F0H	SW1, SW8	5C0H	SW2, SW6, SW7, SW8
3F8H	SW1	5C8H	SW2, SW6, SW7
400H	SW2, SW3, SW4, SW5, SW6, SW7, SW8	5D0H	SW2, SW6, SW8
408H	SW2, SW3, SW4, SW5, SW6, SW7	5D8H	SW2, SW6
410H	SW2, SW3, SW4, SW5, SW6, SW8	5E0H	SW2, SW7, SW8
418H	SW2, SW3, SW4, SW5, SW6	5E8H	SW2, SW7
420H	SW2, SW3, SW4, SW5, SW7, SW8	5F0H	SW2, SW8
428H	SW2, SW3, SW4, SW5, SW7	5F8H	SW2
430H	SW2, SW3, SW4, SW5, SW8	600H	SW3, SW4, SW5, SW6, SW7, SW8
438H	SW2, SW3, SW4, SW5	608H	SW3, SW4, SW5, SW6, SW7
440H	SW2, SW3, SW4, SW6, SW7, SW8	610H	SW3, SW4, SW5, SW6, SW8
448H	SW2, SW3, SW4, SW6, SW7	618H	SW3, SW4, SW5, SW6
450H	SW2, SW3, SW4, SW6, SW8	620H	SW3, SW4, SW5, SW7, SW8
458H	SW2, SW3, SW4, SW6	628H	SW3, SW4, SW5, SW7
460H	SW2, SW3, SW4, SW7, SW8	630H	SW3, SW4, SW5, SW8
468H	SW2, SW3, SW4, SW7	638H	SW3, SW4, SW5
470H	SW2, SW3, SW4, SW8	640H	SW3, SW4, SW6, SW7, SW8
478H	SW2, SW3, SW4	648H	SW3, SW4, SW6, SW7
480H	SW2, SW3, SW5, SW6, SW7, SW8	650H	SW3, SW4, SW6, SW8
488H	SW2, SW3, SW5, SW6, SW7	658H	SW3, SW4, SW6
490H	SW2, SW3, SW5, SW6, SW8	660H	SW3, SW4, SW7, SW8
498H	SW2, SW3, SW5, SW6	668H	SW3, SW4, SW7
4A0H	SW2, SW3, SW5, SW7, SW8	670H	SW3, SW4, SW8
4A8H	SW2, SW3, SW5, SW7	678H	SW3, SW4
4B0H	SW2, SW3, SW5, SW8	680H	SW3, SW5, SW6, SW7, SW8
4B8H	SW2, SW3, SW5	688H	SW3, SW5, SW6, SW7
4C0H	SW2, SW3, SW6, SW7, SW8	690H	SW3, SW5, SW6, SW8
4C8H	SW2, SW3, SW6, SW7	698H	SW3, SW5, SW6
4D0H	SW2, SW3, SW6, SW8	6A0H	SW3, SW5, SW7, SW8
4D8H	SW2, SW3, SW6	6A8H	SW3, SW5, SW7
4E0H	SW2, SW3, SW7, SW8	6B0H	SW3, SW5, SW8
4E8H	SW2, SW3, SW7	6B8H	SW3, SW5
4F0H	SW2, SW3, SW8	6C0H	SW3, SW6, SW7, SW8
500H	SW2, SW4, SW5, SW6, SW7, SW8	6C8H	SW3, SW6, SW7
508H	SW2, SW4, SW5, SW6, SW7	6D0H	SW3, SW6, SW8
		6D8H	SW3, SW6

6E0H SW3, SW7, SW8
6E8H SW3, SW7
6F0H SW3, SW8
6F8H SW3
700H SW4, SW5, SW6, SW7, SW8
706H SW4, SW5, SW6, SW7
710H SW4, SW5, SW6, SW8
718H SW4, SW5, SW6
720H SW4, SW5, SW7, SW8
728H SW4, SW5, SW7
730H SW4, SW5, SW8
738H SW4, SW5
740H SW4, SW6, SW7, SW8
748H SW4, SW6, SW7
750H SW4, SW6, SW8
758H SW4, SW6
760H SW4, SW7, SW8
768H SW4, SW7
770H SW4, SW8
778H SW4
780H SW5, SW6, SW7, SW8
788H SW5, SW6, SW7
790H SW5, SW6, SW8
798H SW5, SW6
7A0H SW5, SW7, SW8
7A8H SW5, SW7
7B0H SW5, SW8
7B8H SW5
7C0H SW6, SW7, SW8
7C8H SW6, SW7
7D0H SW6, SW8
7D8H SW6
7E0H SW7, SW8
7E8H SW7
7F0H SW8
7F8H None